## Non-Standard-Datenbanken

In-Memory-Databases

Karsten Martiny Universität zu Lübeck Institut für Informationssysteme



IM FOCUS DAS LEBEN

## Data Processing on Modern Hardware

# Jens Teubner, ETH Zurich, Systems Group jens.teubner@inf.ethz.ch

Fall 2011

© Jens Teubner · Data Processing on Modern Hardware · Fall 2011

#### Motivation

The techniques we've seen so far all built on the same assumptions:

- Query processing cost is dominated by **disk I/O**.
- Main memory is random-access memory.
- Access to main memory has negligible cost.

Are these assumptions justified at all?



There is an increasing **gap** between CPU and memory speeds.

- Also called the **memory wall**.
- CPUs spend much of their time **waiting** for memory.



 $\rightarrow~refreshing$  needed



- **Bistable** latch (0 or 1)
- Cell state stable
  - $\rightarrow$  no refreshing needed

Dynamic RAM is comparably **slow**.

- Memory needs to be **refreshed** periodically ( $\approx$  every 64 ms).
- (Dis-)charging a capacitor takes time.



DRAM cells must be addressed and capacitor outputs amplified.

Overall we're talking about  $\approx$  200 CPU cycles per access.

Under certain circumstances, DRAM **can** be reasonably fast.

- DRAM cells are physically organized as a 2-d array.
- The discharge/amplify process is done for an entire row.
- Once this is done, more than one word can be read out.

In addition,

- Several DRAM cells can be used in **parallel**.
  - $\rightarrow\,$  Read out even more words in parallel.

We can exploit that by using **sequential access patterns**.

SRAM, by contrast, can be very **fast**.

Transistors actively drive output lines, access almost **instantaneous**.

But:

SRAMs are significantly more expensive (chip space  $\equiv$  money)

### **Therefore:**

- Organize memory as a **hierarchy**.
- Small, fast memories used as **caches** for slower memory.

## Memory Hierarchy

	technology	capacity	latency		
CPU	SRAM	bytes	$< 1  \mathrm{ns}$		
L1 Cache	SRAM	kilobytes	pprox 1 ns		
L2 Cache	SRAM	megabytes	< 10 ns		
main memory	DRAM	gigabytes	70–100 ns		
disk					

- Some systems also use a 3rd level cache.
- cf. Architecture & Implementation course
  - → Caches resemble the buffer manager but are **controlled by** hardware

Caches take advantage of the **principle of locality**.

- 90% execution time spent in 10% of the code.
- The **hot set** of data often fits into caches.

Spatial Locality:

- Code often contains loops.
- Related data is often spatially close.

### Temporal Locality:

- Code may call a function repeatedly, even if it is not spatially close.
- Programs tend to re-use data frequently.

To guarantee speed, the **overhead** of caching must be kept reasonable.

- Organize cache in cache lines.
- Only load/evict full cache lines.
- Typical cache line size: 64 bytes.



- The organization in cache lines is consistent with the principle of (spatial) locality.
- Block-wise transfers are well-supported by DRAM chips.

On every memory access, the CPU checks if the respective **cache line** is already cached.

### Cache Hit:

- Read data directly from the cache.
- No need to access lower-level memory.

### Cache Miss:

- Read full cache line from lower-level memory.
- Evict some cached block and replace it by the newly read cache line.
- CPU **stalls** until data becomes available.<sup>2</sup>

<sup>2</sup>Modern CPUs support out-of-order execution and several in-flight cache misses.

## Block Placement: Fully Associative Cache

In a fully associative cache, a block can be loaded into any cache line.

- Offers freedom to block replacement strategy.
- Does not scale to large caches
  - → 4 MB cache,
     line size: 64 B:
     65,536 cache lines.
- Used, *e.g.*, for small TLB caches.



## Block Placement: Direct-Mapped Cache

In a **direct-mapped** cache, a block has only one place it can appear in the cache.



Block Placement: Set-Associative Cache

A compromise are **set-associative** caches.

- Group cache lines into sets.
- Each memory block maps to one set.
- Block can be placed anywhere within a set.
- Most processor caches today are set-associative.



## Effect of Cache Parameters



## Block Identification

A **tag** associated with each cache line identifies the memory block currently held in this cache line.



The **tag** can be derived from the **memory address**.



## Example: Intel Q6700 (Core 2 Quad)

### ■ Total cache size: **4 MB** (per 2 cores).

### Cache line size: **64 bytes**.

- $\rightarrow$  6-bit offset (2<sup>6</sup> = 64)
- $\rightarrow$  There are 65,536 cache lines in total (4 MB ÷ 64 bytes).
- Associativity: **16-way set-associative**.
  - $\rightarrow$  There are 4,096 sets (65, 536 ÷ 16 = 4,096).
  - $\rightarrow$  12-bit set index (2<sup>12</sup> = 4,096).
- Maximum physical address space: **64 GB**.
  - $\rightarrow$  36 address bits are enough (2<sup>36</sup> bytes = 64 GB)
  - $\rightarrow$  18-bit tags (36 12 6 = 18).



## Block Replacement

When bringing in new cache lines, an existing entry has to be evicted.

Different strategies are conceivable (and meaningful):

### Least Recently Used (LRU)

Evict cache line whose last access is longest ago.

 $\rightarrow$  Least likely to be needed any time soon.

### First In First Out (FIFO)

- Behaves often similar like LRU.
- But easier to implement.

Random

- Pick a random cache line to evict.
- Very simple to implement in hardware.

Replacement has to be decided in hardware and fast.

To implement memory **writes**, CPU makers have two options:

Write Through

- Data is directly written to lower-level memory (and to the cache).
  - $\rightarrow$  Writes will stall the CPU.<sup>3</sup>
  - $\rightarrow$  Greatly simplifies **data coherency**.

### Write Back

- Data is only written into the cache.
- A **dirty** flag marks modified cache lines (Remember the status field.)
  - $\rightarrow$  May reduce traffic to lower-level memory.
  - $\rightarrow\,$  Need to write on eviction of dirty cache lines.

Modern processors usually implement write back.

<sup>&</sup>lt;sup>3</sup>Write buffers can be used to overcome this problem.

<sup>©</sup> Jens Teubner · Data Processing on Modern Hardware · Fall 2011

To compensate for **slow memory**, systems use **caches**.

- DRAM provides high capacity, but long latency.
- SRAM has better latency, but low capacity.
- Typically multiple levels of caching (memory hierarchy).
- Caches are organized into **cache lines**.
- Set associativity: A memory block can only go into a small number of cache lines (most caches are set-associative).

Systems will benefit from **locality**.

Affects data and code.

### Example: AMD Opteron, 2.8 GHz, PC3200 DDR SDRAM

- L1 cache: separate data and instruction caches, each 64 kB, 64 B cache lines, 2-way set-associative
- L2 cache: shared cache,
   1 MB, 64 B cache lines, 16-way set-associative, pseudo-LRU policy
- L1 hit latency: 2 cycles
- L2 hit latency: 7 cycles (for first word)
- L2 miss latency: 160–180 cycles
   (20 CPU cycles + 140 cy DRAM latency (50 ns) + 20 cy on mem. bus)
- L2 cache: write-back
- 40-bit virtual addresses

Source: Hennessy & Patterson. Computer Architecture—A Quantitative Approach.

## Performance (SPECint 2000)





<sup>(C)</sup> Why do database systems show such poor cache behavior?

### How can we improve data cache usage?

Consider, *e.g.*, a selection query:

SELECT COUNT(\*)
FROM lineitem
WHERE l\_shipdate = "2009-09-26"

This query typically involves a **full table scan**.

## Table Scans (NSM)

Tuples are represented as **records** stored sequentially on a database page.



cache block boundaries

- With every access to a l\_shipdate field, we load a large amount of irrelevant information into the cache.
- Accesses to slot directories and variable-sized tuples incur additional trouble.

#### **Motivation**

71

Let's have a look at a real, large-scale database:

- Amadeus IT Group is a major provider for travel-related IT.
- ► Core database: "Global Distribution System" (GDS):
  - dozens of millions of flight bookings
  - few kilobytes per booking
  - several hundred gigabytes of data

These numbers may sound impressive, **but**:

- ► The **hot set** of this database is significantly slower.
  - Flights with near departure times are most interesting.
- My laptop already has four gigabytes of RAM.

It is perfectly realistic to have the hot set in **main memory**.



#### **Row-Wise Storage**

#### Remember the row-wise data layout we discussed in Chapter I:



▶ Records in Amadeus' ITINERARY table are ≈ 350 bytes, spanning over 47 attributes (*i.e.*, 10–30 records per page).



#### **Row-Wise Storage**

To answer a query like

SELECT \* FROM ITINERARY WHERE FLIGHTNO = 'LX7' AND CLASS = 'M'

the system has to scan the entire ITINERARY table.<sup>18</sup>

- The table probably won't fit into main memory as a whole.
- Though we always have to fetch full tables from disk, we will only inspect ≈ 20-60 data items per page (to decide the predicate).



<sup>18</sup>assuming there is no index support



#### **Column-Wise Storage**

#### Compare this to a column-wise storage:



We now have to evaluate the query in two steps:

- 1. **Scan** the pages that contain the **FLIGHTNO** and **CLASS** attributes.
- 2. For each matching tuple, **fetch** the 45 missing attributes from the remaining data pages.

#### **Column-Wise Storage**

- We read only a subset of the table, which may now fit into memory.
- We actually use hundreds or thousands of data items per page.
- But: We have to re-construct each tuple from 45 different pages.



Column-wise storage particularly pays off if

- tables are wide (i.e., contain many columns),
- queries have a high selectivity.

OLAP workloads are the prototypical use case.

71

#### **Example: MonetDB**

**FI** 

The open-source database **MonetDB**<sup>19</sup> pushes the idea of **vertical decomposition** to its extreme:

► All tables ("binary association tables, BATs") have **2 columns**.

ID	NAME	SEX	\$	OID	ID	OID	NAME		OID	SEX
4711	John	Μ		0	4711	0	John		0	Μ
1723	Marc	M		1	1723	1	Marc		1	Μ
6381	Betty	F		2	6381	2	Betty		2	F

- Columns that carry consecutive numbers (such as OID above) can be represented as virtual columns.
  - They are only stored **implicitly** (tuple order).
  - Reduces space consumption and allows positional lookups.

<sup>19</sup>http://www.monetdb.org/

Fall 2008

#### **Reduced Memory Footprint**

- With help of column-wise storage, the hot set of the database may better fit into main memory.
- ► In addition, it increases the effectiveness of compression.
  - All values within a page belong to the same **domain**.
  - There's a high chance of **redundancy** in such pages.
- So, with "all" data in main memory, are we done already?

#### Main Memory Access Cost





#### Main Memory Access Cost

int data[arr\_size]; for (int i = arr\_size - 1; i >= 0; i -= stride) process (data[i]);

- Memory access incurs a significant latency (209 CPU cycles here).
- (Multiple levels of) caches try to hide this latency.
- Latency is increasing over time.





#### Memory Access Cost

- Various caches lead to the situation that RAM is not random-access in today's systems.
  - multi-level data caches (Intel x86: two levels<sup>20</sup>, AMD: three levels),
  - instruction caches,
  - translation lookaside buffers (TLBs) (to speed-up virtual address translation).
- Novel database systems (sometimes called "main-memory databases") include algorithms that are optimized for in-memory processing.
  - To keep matters simple, they assume that all data always resides in main memory.

<sup>&</sup>lt;sup>20</sup>The new i7 processor line has an L3 cache, too.

#### **Optimizing for Cache Efficiency**

To access main memory, **CPU caches**, in a sense, play the role that the **buffer manager** played to access the disk.

- Use the same "tricks" to make good use of the caches.
- Data processing in blocks
  - Choose block size to match the cache size now.
- Sequential access
  - Explicit hardware support for sequential scans.
- Use prefetching if possible.
  - E.g., x86 prefetchnta assembly instruction.
- What page size was in the buffer manager, is the cache line size in the CPU cache (e.g., 64 bytes).

71

#### **In-Memory Hash Join**

Straightforward clustering may cause problems:

- If *H* exceeds the number of cache lines, cache thrashing occurs.
- If *H* exceeds the number of **TLB** entries, clustering will thrash the TLB.

How could we avoid these problems?



#### **Radix Clustering**



*h*<sub>1</sub> and *h*<sub>2</sub> are the same hash function, but they look at different bits in the generated hash.

Fall 2008

#### **Radix Clustering**



SGI Origin 2000, 250 MHz, 32 kB L1 cache, 4 MB L2 cache.
 S. Manegold, P. Boncz, and M. Kersten. Optimizing Main-Memory Join on Modern Hardware. IEEE TKDE, vol. 14(4), Jul/Aug 2002.

Fall 2008

#### **Optimizing Instruction Cache Usage**

Consider a query processor that uses tuple-wise **pipelining**:

- Each tuple is passed through the pipeline, before we process the next one.
- ► For eight tuples we obtain an execution trace

ABCABCABCABCABCABCABCABC ,

where *A*, *B*, and *C* correspond to the code that implements the three operators.

 Depending on the size of the code that implements A, B, and C, this can mean instruction cache thrashing.

71

#### **Optimizing Instruction Cache Usage**

- We can improve the effect of instruction caching if we do pipelining in larger chunks.
- *E.g.*, four tuples at a time:

AAAABBBBCCCCAAAABBBBCCCC .

- Three out of four executions of every operator will now find their instructions cached.<sup>21</sup>
- MonetDB again pushes this idea to the extreme. Full tables are processed at once ("full materialization").

#### What do you think about this approach?

<sup>21</sup>This assumes that *A*, *B*, and *C* fit into the instruction cache individually. A variation is to group operators, such that the code for each group fits into cache.

71



#### **Multiple CPU Cores**

- Current trend in hardware technology is to no longer increase clock speed, but rather increase parallelism.
- Multiple CPU cores are packaged onto a single die.
- Such cores often **share** a common cache.
  - If such cores work on fully independent tasks, they will often compete for the shared cache.



Can we make them work together instead?

#### **Bi-Threaded Operators**

Idea: Pair each database thread with a **helper thread**.

- ► All operator execution remains in the main thread.
- The helper thread works ahead of the main thread and preloads the cache with data that will soon be needed by the main thread.
- While the helper thread experiences all the memory stalls, the main thread can continue doing useful work.

✓ J. Zhou, J. Cieslewicz, K. A. Ross, M. Shah. Improving Database Performance on Simultaneous Multithreading Processors. VLDB 2005.

71



#### Work-Ahead Set

Main and helper thread communicate via a work-ahead set.

- Main thread posts soon-to-be-needed memory references p<sub>i</sub> into a work-ahead set.
- Helper thread reads memory references p<sub>i</sub> from the work-ahead set, accesses p<sub>i</sub>, and thus populates the cache.





#### Work-Ahead Set

71

- Note that the correct operation of the main thread does not depend on the helper thread.
- Why not use CPU-provided prefetch instructions instead?
  - Prefetch instructions (e.g., prefetchnta) are only hints to the CPU, which are not binding.
  - The CPU will drop prefetch requests, e.g., if prefetching would cause a TLB miss.
  - ► Bi-threaded operators need to be implemented with care.
    - Concurrent access to the work-ahead set may cause communication between CPU cores to ensure cache coherence.



#### Heterogeneous Multi-Core Systems

- In addition to an increased number of CPU cores, there is also a trend toward an increased **diversification** of cores, *e.g.*,
  - graphics processors (GPUs),
  - network processors.
  - The Cell Broadband Engine comes with one general-purpose core and eight "synergetic processing units (SPEs)", optimized for vector-oriented processing.
- Some of their functionality is well-suited for expensive database tasks.
  - Sorting, e.g., can be mapped to GPU primitives.

     <sup>^</sup> Govindaraju et al. GPUTeraSort: High Performance Graphics Co-Processor Sorting for Large Database Management. SIGMOD 2006.
  - Network processors provide excellent multi-threading support.